• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog

Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog

Hardcover

Technology & EngineeringGeneral Computers

ISBN10: 981108775X
ISBN13: 9789811087752
Publisher: Springer Nature
Published: Jan 18 2019
Pages: 307
Weight: 1.41
Height: 0.75 Width: 6.14 Depth: 9.21
Language: English

Explains SOC architecture and micro-architecture design with case studies

Covers practical scenarios and issues, helpful to both students and professionals

Discusses systems design and testing scenarios using modern FPGAs

Also in

Technology & Engineering